D07

12MY2000

2000.051700

Exhibit

J. MIKE AMERSON WILLIAMS, MORGAN & AMERSON 7676 HILLMONT, SUITE 250 HOUSTON, TX 77040

16:38

RECEIVED

MAY 1 5 2000

WILLIAMS, MORGAN & AMERSON

Invention Disclosure TT4031 RE:

ASF STATE DETERMINATION BASED ON CHIPSET-RESIDENT WATCHDOG TIMER STATE AND SYSTE OPERATING STATE

Dear J. MIKE AMERSON:

Please prepare a US patent application for the subject invention disclosureand file the application in the USPTO within two months of this letter. A copy of theInvention Disclosure is enclosed.

Please follow the instructions set forth in AMD's DIRECTIONS TO OUTSIDE COUNSEL REGARDING PREPARATION AND PROSECUTION OF PATENT APPLICATIONS Version 1.0 dated May 1, 1996.

It is not necessary to prepare a PCT international application at this time. If one is later determined to be needed, AMD will so advise you.

If you have any questions or need additional information, please call me at 512-602-5964, or the responsible AMD Technology Law attorney, LOUIS A. RILEY at 512-602-2788.

Sincerely,

Samantha Cardona

Paralegal

Technology Law Department

Enclosure

GULICK, DALE E. 61682 (TX)

egal Dept. Use:

INVENTION DISCLOSURE D# 17403 AMD CONFIDENTIAL Received

In Texas:

RECEIVED

In California:

Return to M/S 562

CENTRAL FAX CENTER Return to MI/S 68

Call x55964 for assistance

'roduct/Process No.

DEC 1 3 2005

Call x26542 for assistance

MY	ENTI	ON	MEN	TTFT	CATI	ON.
TT 2 3		\sim 11				

F INVENTION (you may submit copies of as ATTACHMENTS and describe below):
Number of Drawings
DOCKETING
Improves Linearity Improves Accuracy Higher Operating Speeds Improves Signal -to -Noise Ratio Improves Efficiency Improves Wear Characteristics Designs Around Existing Patent
PC CHIPSETS n would be used in (if any) ZSRAF: ontract No.

invention Disclosure Page 2

carron Discussific Lage 2	AMDCONFIDENTE

LIST DATES OF:
First written description of invention / /
First Drawing / /
First Oral Disclosure / / Disclosed to (name)
First Disclosure (i.e. product announcement, external presentation, sampling,
offer for sale, etc.) / / Specify
Non-Disclosure Agreement: / /
Device First Completed: / /
First Successful Test: / / Made by (Name) Tested by (Name)
Prototype Location:
First Published: / / Publication Name:
Introduction of product using invention / /
INVENTOR INFORMATION:
Inventor Signature and Date Diti i Dutie 1/28/00
Inventor's Printed Name DALE GALLER
Employee #6/682 Extension 55.02 Home Telephone 263-7693 Citizenship USA
Home Address 11 7 15 ASTORIA OR ALSTIN TX 78733
Mailstop 535 Dept # 7952 Division Name PPD Supervisor Name HEFE VP Name HEFE
Co-Inventor Signature and Date
Co-Inventor's Printed Name
Employee # Extension Home Telephone Citizenship
Home Address
MailstopDept #Division NameSupervisor NameVP Name
Co-Inventor Signature and Date
Co-inventor's Printed Name
Employee # Extension Home Telephone Citizenship
Home Address
Home Address Division Name Supervisor Name VP Name
If there are additional co-inventors, list on separate sheet and check here
WITNESSED BY:
I have read and understood this disclosure and read and signed each page of the attachments:
Witness 1 Signature Date
Printed Name and Employee #
Witness 2 Signature Date
Printed Name and Employee #
PATENT DEPARTMENT USE ONLY
I have reviewed and understood this Invention Disclosure, and it (is) (is not) recommended to AMD fo
review for patenting at this time. It should be given (high) (normal) (low) priority.
BY (Signature) Date
PRINT NAMEEmployee Number

Autonomous Management Processor (AMP) - IP

- 1) An IOH with an embedded ASF engine
 - a) Supports both master and slave mode
 - b) 8051-based ASF engine in the IOH (not on the NIC)
- 2) Basic embedded 8051 architecture
 - a) IOH with embedded controller
 - b) Connection to an integrated Ethernet core
 - c) Modifications to the Ethernet core to route ASF messages to the ASF buffers
 - d) x86 -> 8051 communications structure, including interrupts
 - e) 8051 -> x86 communications structure, including interrupts
 - f) P&P configuration space for ASF
 - g) 8051 code stored in on-chip ROM, and shadowed from BIOS ROM into on-chip RAM also running directly out of BIOS ROM
 - h) 8051/IOH control of system RESET and power supply based on RMCP commands
 - I) Resources in RTC well, 8051 in suspend well
- 3) Use of the AMP for both ASF and ACPI functions
 - a) embedding a controller in the chipset that is ACPI chapter 13 compliant
 - b) Using the AMP for both functions
 - c) System with both general x86 -> 8051 interface and a chapter 13 compliant interface
 - d) 8051 calling SMI-based x86 routines
- 4) Watchdog Timer/ASF system state determination (interpreting WDT timeouts in the context of system status (various BIOS boot states, etc.)
- 5) Hardware interlock that prevents an RMCP Reset or power down or power cycle from happening when the CPU is not hung. Needs to be a write-once initialization option. Tied into the WDT.
- 6) Hanging a smart card reader off of the AMP. Also biometric input devices.
- 7) SMI trap on reset and power down commands. Receipt of the command causes an SMI with a vector in the SEM trap register. The SMI code executes the command if it determines it to be valid. It also sets a timer = 1 second +1 second, -0.001. If the timer expires before being reset by the SMI code reset can only happen from within SMM the command is executed by the AMP hardware.
- 8) .8051 code structure
 - a) Master control loop
 - b) Polling task
 - c) SMBus emulation task
 - d) ASF slave mode support
 - e) Incoming Push mode sensor messages on the SMBus
 - f) Address Resolution Protocol
 - g) Packet construction/decomposition
- 9) Embedded controller firmware structure with a hardware errant task termination mechanism
 - a) Hardware timer
 - b) All tasks having a clean-up and exit call
 - c) Makes errant tasks non-fatal
 - d) Task ID and sequence number